Digital circuits miscellaneous


Digital circuits miscellaneous

  1. A pulse train can be delayed by a finite number periods usings of clock









  1. View Hint View Answer Discuss in Forum

    NA

    Correct Option: A

    NA


  1. The initial contents of the 4-bit serial-in-parallelout, right-shift. Shift Register shown in the given figure is 0110. After three clock pulses are applied, contents of the Shift Register will be Clock Serial in










  1. View Hint View Answer Discuss in Forum

    4 bit SIPO
    Pulse 1 XOR (1, 0) = 1 1011
    2 XOR (1, 1) = 0 0101
    3 XOR (0,1) = 1 1010
    The contents will be 1010.

    Correct Option: C

    4 bit SIPO
    Pulse 1 XOR (1, 0) = 1 1011
    2 XOR (1, 1) = 0 0101
    3 XOR (0,1) = 1 1010
    The contents will be 1010.



  1. A mod-2 counter followed by a mod-5 counter is









  1. View Hint View Answer Discuss in Forum

    NA

    Correct Option: A

    NA


  1. The block diagram shown below represents









  1. View Hint View Answer Discuss in Forum

    NA

    Correct Option: C

    NA



  1. The output Qn of a J-K flip-flop is zero. It change to 1 when a clock pulse is applied. The input Jn and Kn are respectively









  1. View Hint View Answer Discuss in Forum

    NA

    Correct Option: A

    NA