Home » Digital Circuits » Digital circuits miscellaneous » Question
  1. A pulse train can be delayed by a finite number periods usings of clock
    1. a serial – in – serial shift register
    2. a serial – in – parallel – out shift register
    3. a parallel – in serial – out shift register
    4. a serial – in parallel – out shift register
Correct Option: A

NA



Your comments will be displayed only after manual approval.