The state transition given below is realized by a clocked

Home » Digital Circuits » Digital circuits miscellaneous » Question

The state transition given below is realized by a clocked JK FF.

State Transition
Q_n Q_n+1
0 0
0 1
1 0
1 1

The JK input to realize the transition is

1. J K
  0 φ
  1 φ
  φ 1
  φ 0
2. J K
  φ 0
  φ 1
  1 φ
  0 φ
3. J K
  0 φ
  φ 0
  φ 1
  1 φ
4. J K
  1 φ
  φ 0
  0 φ
  φ 1

Correct Option: A