Home » Microprocessor » Advanced Microprocessors » Question

Advanced Microprocessors

  1. For an input pulse train of clock period T, the delay produced by an n stage shift register—
    1. (n – 1) T
    2. nT
    3. (n + 1) T
    4. 2nT
Correct Option: B

nT, Because in the case of shift register all the flipflops are connected in cascaded fashion.



Your comments will be displayed only after manual approval.