The logic swing is maximum in the case of CMOS logic family. Because here we get output from 0 to VDD.
Previous Question Next Question
Your comments will be displayed only after manual approval.