Correct Option: A

A major drawback in the ECL logic is that a very low value of resistors is required, which result in a constant current in the storage cell. This constant current causes relatively higher power dissipation compared to the TTL or CMOS or DCTL logic gate family.