We have two negative edge-triggered J-K flip-flops with active-LOW inputs J and K inputs of both the flip-flops have been permanently tied to logic ‘0’. The Q output of first flip-flop. What will be the logic status of outputs Q₁ and Q₂ at the end of five clock cycles if the two outputs were cleared to logic ‘0’ before start?