Home » Digital Electronics » Digital electronics miscellaneous » Question

Digital electronics miscellaneous

Digital Electronics

  1. The Q output in a presettable, clearable J-K flip-flop with active-LOW asynchronous inputs is logc ‘1’ at a certain time. The output immediately after the flip-flop is clocked for J = 0, K = 1, Pr = 0, Cl = 1 will (Pr = Preset and Cr = Clear)
    1. Become ‘0’
    2. Toggle
    3. Remain 1
    4. Become invalid
Correct Option: C

NA



Your comments will be displayed only after manual approval.