A 4 bit modulo-6 ripple counter uses JK flip-flop. If propagation

Home » Digital Circuits » Digital circuits miscellaneous » Question

A 4 bit modulo-6 ripple counter uses JK flip-flop. If propagation delay of each FF is 50 ns, then maximum clock frequency that can be used is equal to _________MHz

1. 1
2. 3
3. 7
4. 5

Correct Option: D

4 bit uses 4 FF
Total delay N_td = 4 × 50 ns = 200 × 10^–9

f =	1	= 5 MHz
	200 × 10^-9