A 4-bit-synchronous counter uses flip-flops with pr opagation

Home » Digital Circuits » Digital circuits miscellaneous » Question

A 4-bit-synchronous counter uses flip-flops with pr opagation delay time of 25 ns each. The maximum possible time required for change of state will be

1. 25 ns
2. 50 ns
3. 75 ns
4. 100 ns

Correct Option: A

NA