Register renaming is done in pipelined processors

1. as an alternative to register allocation at comptile time
2. for efficient access to function parameters and local variables
3. to handle certain kinds of hazards
4. as part of address translation

Pipelining of the register renaming logic can help avoid restricting the processor clock frequency.